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It was not known how to assess accu-
rately losses in a communications link
due to photodetector blocking, a phe-
nomenon wherein a detector is ren-
dered inactive for a short time after the
detection of a photon. When used to de-
tect a communications signal, blocking
leads to losses relative to an ideal detec-
tor, which may be measured as a reduc-
tion in the communications rate for a
given received signal power, or an in-
crease in the signal power required to
support the same communications rate.
This work involved characterizing block-
ing losses for single detectors and arrays
of detectors. 
Blocking may be mitigated by spread-
ing the signal intensity over an array of
detectors, reducing the count rate on
any one detector. A simple approxima-
tion was made to the blocking loss as a
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The current generation of submillime-
ter-wave instruments is relatively mass-
and power-hungry. The receiver front
ends (RFEs) of a submillimeter instru-
ment form the heart of the instrument,
and any mass reduction achieved in this
subsystem is propagated through the in-
strument. In the current implementa-
tion, the RFE consists of different blocks
for the mixer and LO circuits. The moti-
vation for this work is to reduce the mass
of the RFE by integrating the mixer and
LO circuits in one waveguide block. 
The mixer and its associated LO chips
will all be packaged in a single wave-
guide package. This will reduce the mass
of the RFE and also provide a number of
other advantages. By bringing the mixer
and LO circuits close together, losses in
the waveguide will be reduced. More-
over, the compact nature of the block
will allow for better thermal control of
the block, which is important in order to
reduce gain fluctuations. 
A single waveguide block with a 600-
GHz RFE functionality (based on a sub-
harmonically pumped Schottky diode
pair) has been demonstrated. The block
is about 3×3×3 cm3. The block combines
the mixer and multiplier chip in a single
package. 3D electromagnetic simula-
tions were carried out to design the
waveguide circuit around the mixer and
multiplier chip. The circuit is optimized
to provide maximum output power and
maximum bandwidth. 
An integrated submillimeter front
end featuring a 520–600-GHz sub-har-
monic mixer and a 260–300-GHz fre-
quency tripler in a single cavity was
tested. Both devices used GaAs MMIC
membrane planar Schottky diode tech-
nology. The sub-harmonic mixer/tripler
circuit has been tested using conven-
tional metal-machined blocks. Measure-
ment results on the metal block give best
DSB (double sideband) mixer noise
temperature of 2,360 K and conversion
losses of 7.7 dB at 520 GHz. The LO
input power required to pump the inte-
grated tripler/sub-harmonic mixer is be-
tween 30 and 50 mW. 
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A polymorphic systolic array frame-
work has been developed that works in
conjunction with an embedded micro-
processor on a field-programmable gate
array (FPGA), which allows for dynamic
and complimentary scaling of accelera-
tion levels of two algorithms active con-
currently on the FPGA. Use is made of
systolic arrays and a hardware-software
co-design to obtain an efficient multi-ap-
plication acceleration system. The flexi-
ble and simple framework allows hosting
of a broader range of algorithms, and is
extendable to more complex applica-
tions in the area of aerospace embedded
systems.
FPGA chips can be responsive to real-
time demands for changing applications’
needs, but only if the electronic fabric can
respond fast enough. This systolic array
framework allows for rapid partial and dy-
namic reconfiguration of the chip in re-
sponse to the real-time needs of scalability,
and adaptability of executables.
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